Generation High Voltage: A Technique for Laboratory Educational Works
نویسندگان
چکیده
منابع مشابه
A Negative Conductance Voltage Gain Enhancement Technique for Low Voltage High Speed CMOS Op Amp Design
A new circuit technique for voltage gain enhancement in CMOS op amp design suitable for low voltage and high speed operation is presented in this paper. A negative conductance is used to cancel the positive output conductance of an amplifier thereby reducing the total equivalent output conductance and increasing the voltage gain of the amplifier. The negative conductance is derived from the out...
متن کاملHigh voltage pulse generation - Electronics Letters
Going beyond the analysis, a more sensitive measure of exponential decay is -&I/€ = d[ln &(x)]/dx. This is 1 times the x-dependent slope (in dB/cm) of &(x) when graphed in dB. Thus, -&I/€ is the local exponential decay rate of &. For the pulses of Figs. 1 and 2, the computed -&I/& varies from 1185-1257/m (51-55 dB/cm) for the first 60 dB of energy attenuation. This is in the range [ 2 y , 2 y ]...
متن کاملOn-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique
An improved oped for generating +40 voltage multiplier technique has been develV internally in p-channel MNOS integrated circuits to enrtble them to be operated from standard +5and : 12-V supply rails. With this technique, the multiplication efficiency and current driving capabtilty are both independent of the number of multiplier stages. A mathematical model and simple equivalent circuit have ...
متن کاملVoltage Stability Constrained OPF Using A Bilevel Programming Technique
This paper presents a voltage stability constrained optimal power flow that is expressed via a bilevel programming framework. The inner objective function is dedicated for maximizing voltage stability margin while the outer objective function is focused on minimization of total production cost of thermal units. The original two stage problem is converted to a single level optimization problem v...
متن کاملA Placement Technique for Multiple-Voltage Design
A voltage-island architecture for systems-on-chip is an effective way to reduce active and static power. For such multiple supply designs, various layout architectures exist; however, placement algorithms that take advantage of a circuit rows style of implementation are not available to designers today. This paper presents two algorithms to place standard cells in a circuit rows style of implem...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2017
ISSN: 2321-9653
DOI: 10.22214/ijraset.2017.2029